Contents

1: INTRODUCTION: ANALOG VERSUS DIGITAL 1

1.1 Differences Between Analog and Digital Systems 1
1.2 Advantages of Digital Systems Over Analog Systems 3

2: NUMBER SYSTEMS 7

2.1 Positional Number Systems 7
2.1.1 Generic Structure 8
2.1.2 Decimal Number System (Base 10) 9
2.1.3 Binary Number System (Base 2) 9
2.1.4 Octal Number System (Base 8) 10
2.1.5 Hexadecimal Number System (Base 16) 10
2.2 Base Conversion 11
2.2.1 Converting to Decimal 11
2.2.2 Converting from Decimal 14
2.2.3 Converting Between 2^n Bases 18
2.3 Binary Arithmetic 22
2.3.1 Addition (Carries) 22
2.3.2 Subtraction (Borrows) 23
2.4 Unsigned and Signed Numbers 25
2.4.1 Unsigned Numbers 25
2.4.2 Signed Numbers 26

3: DIGITAL CIRCUITRY AND INTERFACING 43

3.1 Basic Gates 43
3.1.1 Describing the Operation of a Logic Circuit 43
3.1.2 The Buffer 45
3.1.3 The Inverter 46
3.1.4 The AND Gate 46
3.1.5 The NAND Gate 47
3.1.6 The OR Gate 47
3.1.7 The NOR Gate 47
3.1.8 The XOR Gate 48
3.1.9 The XNOR Gate 49
3.2 Digital Circuit Operation 50
3.2.1 Logic Levels 51
3.2.2 Output DC Specifications 51
3.2.3 Input DC Specifications 53
3.2.4 Noise Margins 53
3.2.5 Power Supplies 54
3.2.6 Switching Characteristics 56
3.2.7 Data Sheets 57

3.3 Logic Families 62
3.3.1 Complementary Metal Oxide Semiconductors (CMOS) 62
3.3.2 Transistor-Transistor Logic (TTL) 71
3.3.3 The 7400 Series Logic Families 73
3.4 Driving Loads 77
3.4.1 Driving Other Gates 77
3.4.2 Driving Resistive Loads 79
3.4.3 Driving LEDs 81

4: COMBINATIONAL LOGIC DESIGN 93

4.1 Boolean Algebra 93
4.1.1 Operations 94
4.1.2 Axioms 94
4.1.3 Theorems 95
4.2 Combinational Logic Analysis 111
4.2.1 Finding the Logic Expression from a Logic Diagram 111
4.2.2 Finding the Truth Table from a Logic Diagram 112
4.2.3 Timing Analysis of a Combinational Logic Circuit 113
4.3 Combinational Logic Synthesis 115
4.3.1 Canonical Sum of Products 115
4.3.2 The Minterm List (Σ) 116
4.3.3 Canonical Product of Sums (POS) 118
4.3.4 The Maxterm List (Π) 120
4.3.5 Minterm and Maxterm List Equivalence 122
4.4 Logic Minimization 124
4.4.1 Algebraic Minimization 124
4.4.2 Minimization Using Karnaugh Maps 125
4.4.3 Don't Cares 137
4.4.4 Using XOR Gates 138
4.5 Timing Hazards and Glitches 141

5: VERILOG (PART 1) 153

5.1 History of Hardware Description Languages 154
5.2 HDL Abstraction 157
5.3 The Modern Digital Design Flow 160
5.4 Verilog Constructs 163
5.4.1 Data Types 164
5.4.2 The Module 168
5.4.3 Verilog Operators 171
5.5 Modeling Concurrent Functionality in Verilog 176
5.5.1 Continuous Assignment 176
5.5.2 Continuous Assignment with Logical Operators 176
5.5.3 Continuous Assignment with Conditional Operators 177
5.5.4 Continuous Assignment with Delay 179

5.6 Structural Design and Hierarchy 182
5.6.1 Lower-Level Module Instantiation 182
5.6.2 Gate Level Primitives 184
5.6.3 User-Defined Primitives 185
5.6.4 Adding Delay to Primitives 186
5.7 Overview of Simulation Test Benches 187

6: MSI LOGIC 193

6.1 Decoders 193
6.1.1 Example: One-Hot Decoder 194
6.1.2 Example: 7-Segment Display Decoder 196
6.2 Encoders 200
6.2.1 Example: One-Hot Binary Encoder 200
6.3 Multiplexers 202
6.4 Demultiplexers 205

7: SEQUENTIAL LOGIC DESIGN 211

7.1 Sequential Logic Storage Devices 211
7.1.1 The Cross-Coupled Inverter Pair 211
7.1.2 Metastability 212
7.1.3 The SR Latch 214
7.1.4 The S'R' Latch 217
7.1.5 SR Latch with Enable 219
7.1.6 The D-Latch 222
7.1.7 The D-Flip-Flop 223
7.2 Sequential Logic Timing Considerations 227
7.3 Common Circuits Based on Sequential Storage Devices 228
7.3.1 Toggle Flop Clock Divider 228
7.3.2 Ripple Counter 229
7.3.3 Switch Debouncing 230
7.3.4 Shift Registers 234
7.4 Finite-State Machines 236
7.4.1 Describing the Functionality of an FSM 236
7.4.2 Logic Synthesis for an FSM 238
7.4.3 FSM Design Process Overview 245
7.4.4 FSM Design Examples 246
7.5 Counters 254
7.5.1 2-Bit Binary Up Counter 254
7.5.2 2-Bit Binary Up/Down Counter 256
7.5.3 2-Bit Gray Code Up Counter 258
7.5.4 2-Bit Gray Code Up/Down Counter 260
7.5.5 3-Bit One-Hot Up Counter 262
7.5.6 3-Bit One-Hot Up/Down Counter 264
7.6 Finite-State Machine's Reset Condition 267

7.7 Sequential Logic Analysis 268
7.7.1 Finding the State Equations and Output Logic Expressions of an FSM 268
7.7.2 Finding the State Transition Table of an FSM 269
7.7.3 Finding the State Diagram of an FSM 270
7.7.4 Determining the Maximum Clock Frequency of an FSM 271

8: VERILOG (PART 2) 287

8.1 Procedural Assignment 287
8.1.1 Procedural Blocks 287
8.1.2 Procedural Statements 290
8.1.3 Statement Groups 295
8.1.4 Local Variables 295
8.2 Conditional Programming Constructs 296
8.2.1 if-else Statements 296
8.2.2 case Statements 297
8.2.3 casez and casex Statements 299
8.2.4 forever Loops 299
8.2.5 while Loops 299
8.2.6 repeat Loops 300
8.2.7 for Loops 300
8.2.8 disable 301
8.3 System Tasks 302
8.3.1 Text Output 302
8.3.2 File Input/Output 303
8.3.3 Simulation Control and Monitoring 305
8.4 Test Benches 306
8.4.1 Common Stimulus Generation Techniques 307
8.4.2 Printing Results to the Simulator Transcript 308
8.4.3 Automatic Result Checking 309
8.4.4 Using Loops to Generate Stimulus 311
8.4.5 Using External Files in Test Benches 312

9: BEHAVIORAL MODELING OF SEQUENTIAL LOGIC 319

9.1 Modeling Sequential Storage Devices in Verilog 319
9.1.1 D-Latch 319
9.1.2 D-Flip-Flop 320
9.1.3 D-Flip-Flop with Asynchronous Reset 320
9.1.4 D-Flip-Flop with Asynchronous Reset and Preset 321
9.1.5 D-Flip-Flop with Synchronous Enable 322
9.2 Modeling Finite State Machines in Verilog 323
9.2.1 Modeling the States 325
9.2.2 The State Memory Block 325
9.2.3 The Next-State Logic Block 325
9.2.4 The Output Logic Block 326
9.2.5 Changing the State Encoding Approach 328

9.3 FSM Design Examples in Verilog 329
9.3.1 Serial Bit Sequence Detector in Verilog 329
9.3.2 Vending Machine Controller in Verilog 331
9.3.3 2-Bit, Binary Up/Down Counter in Verilog 333
9.4 Modeling Counters in Verilog 335
9.4.1 Counters in Verilog Using a Single Procedural Block 335
9.4.2 Counters with Range Checking 336
9.4.3 Counters with Enables in Verilog 336
9.4.4 Counters with Loads 337
9.5 RTL Modeling 338
9.5.1 Modeling Registers in Verilog 338
9.5.2 Registers as Agents on a Data Bus 339
9.5.3 Shift Registers in Verilog 341

10: MEMORY 347

10.1 Memory Architecture and Terminology 347
10.1.1 Memory Map Model 347
10.1.2 Volatile vs. Nonvolatile Memory 348
10.1.3 Read Only vs. Read/Write Memory 348
10.1.4 Random Access vs. Sequential Access 348
10.2 Nonvolatile Memory Technology 349
10.2.1 ROM Architecture 349
10.2.2 Mask Read Only Memory 352
10.2.3 Programmable Read Only Memory 353
10.2.4 Erasable Programmable Read Only Memory 354
10.2.5 Electrically Erasable Programmable Read Only Memory 356
10.2.6 FLASH Memory 357
10.3 Volatile Memory Technology 358
10.3.1 Static Random-Access Memory 358
10.3.2 Dynamic Random-Access Memory 361
10.4 Modeling Memory with Verilog 368
10.4.1 Read Only Memory in Verilog 368
10.4.2 Read/Write Memory in Verilog 369

11: PROGRAMMABLE LOGIC 375

11.1 Programmable Arrays 375
11.1.1 Programmable Logic Array (PLA) 375
11.1.2 Programmable Array Logic (PAL) 376
11.1.3 Generic Array Logic (GAL) 377
11.1.4 Hard Array Logic (HAL) 378
11.1.5 Complex Programmable Logic Devices (CPLD) 378
11.2 Field Programmable Gate Arrays (FPGAs) 379
11.2.1 Configurable Logic Block (or Logic Element) 380
11.2.2 Look-Up Tables (LUTs) 381
11.2.3 Programmable Interconnect Points (PIPs) 384

11.2.4 Input/Output Block (IOBs) 385
11.2.5 Configuration Memory 386

12: ARITHMETIC CIRCUITS 389

12.1 Addition 389
12.1.1 Half Adders 389
12.1.2 Full Adders 390
12.1.3 Ripple Carry Adder 392
12.1.4 Carry Look Ahead Adder 394
12.1.5 Adders in Verilog 397
12.2 Subtraction 402
12.3 Multiplication 405
12.3.1 Unsigned Multiplication 405
12.3.2 A Simple Circuit to Multiply by Powers of Two 408
12.3.3 Signed Multiplication 408
12.4 Division 411
12.4.1 Unsigned Division 411
12.4.2 A Simple Circuit to Divide by Powers of Two 414
12.4.3 Signed Division 415

13: COMPUTER SYSTEM DESIGN 419

13.1 Computer Hardware 419
13.1.1 Program Memory 420
13.1.2 Data Memory 420
13.1.3 Input/Output Ports 420
13.1.4 Central Processing Unit 421
13.1.5 A Memory-Mapped System 422
13.2 Computer Software 424
13.2.1 Opcodes and Operands 425
13.2.2 Addressing Modes 425
13.2.3 Classes of Instructions 426
13.3 Computer Implementation: An 8-Bit Computer Example 433
13.3.1 Top-Level Block Diagram 433
13.3.2 Instruction Set Design 434
13.3.3 Memory System Implementation 435
13.3.4 CPU Implementation 439
13.4 Architecture Considerations 460
13.4.1 Von Neumann Architecture 460
13.4.2 Harvard Architecture 460

14: FLOATING-POINT SYSTEMS 465

14.1 Overview of Floating-Point Numbers 465
14.1.1 Limitations of Fixed-Point Numbers 465
14.1.2 The Anatomy of a Floating-Point Number 466
14.1.3 The IEEE 754 Standard 467

14.1.4 Single-Precision Floating-Point Representation (32-Bit) 467
14.1.5 Double-Precision Floating-Point Representation (64-Bit) 471
14.1.6 IEEE 754 Special Values 474
14.1.7 IEEE 754 Rounding Types 476
14.1.8 Other Capabilities of the IEEE 754 Standard 477
14.2 IEEE 754 Base Conversions 478
14.2.1 Converting from Decimal into IEEE 754 Single-Precision Numbers 478
14.2.2 Converting from IEEE 754 Single-Precision Numbers into Decimal 481
14.3 Floating-Point Arithmetic 482
14.3.1 Addition and Subtraction of IEEE 754 Numbers 482
14.3.2 Multiplication and Division of IEEE 754 Numbers 490
14.4 Floating-Point Modeling in Verilog 496
14.4.1 Modeling Floating-Point Addition in Verilog 496
14.4.2 Modeling Floating-Point Subtraction in Verilog 501
14.4.3 Modeling Floating-Point Multiplication in Verilog 505
14.4.4 Modeling Floating-Point Division in Verilog 508

APPENDIX A: LIST OF WORKED EXAMPLES 515

APPENDIX B: CONCEPT CHECK SOLUTIONS 521

INDEX 523